VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

VASE: VHDL-AMS Synthesis Environment Tools for Synthesis of Mixed-Signal Systems from VHDL-AMS

In this paper we present a family of Mixed-signal (mixed analog/digital) synthesis tools being developed at the University of Cincinnati. The VASE (VHDL-AMS Synthesis Environment) project involves the development of a vertically integrated synthesis environment centered around the emerging VHDL-AMS standard for specification of analog and mixed signal systems. The unique contributions of this r...

متن کامل

Accurate simulation of switched systems using PSpice and VHDL-AMS Accurate simulation of switched systems using PSpice and VHDL-AMS

The paper deals with behavioral modeling of idealized systems with discontinuities. The purpose of such models is to obtain the first-order effects to verify analytic calculations or to increase simulation speed. Traditional algorithms for the time-domain analysis implemented in Spice-class simulators are based on the assumption of smoothness and continuity. Abrupt changes of system parameters ...

متن کامل

Modeling and Simulation of Operational Amplifier Using Verilog -ams

This paper puts forward a method of building a macro model of operational amplifier. And then it describes the way on how to use the Verilog-AMS language with the Cadence Virtuoso AMS simulator as a simulation tool in the behavior level. In order to verify the correctness of the behavior descriptions, the paper simulates the described op-amp in a basic integral operation. The result shows the m...

متن کامل

Rules for Analog and Mixed-Signal VHDL-AMS Modeling

Since the standardization in 1999 the hardware description language VHDL-AMS is widely used for the modeling of digital, analog, and mixed-signal systems. On the one hand, the powerful language constructs allow a very flexible creation of user-defined models. On the other hand, it is possible to define simulation problems with correct syntax but without a solution. From a mathematical point of ...

متن کامل

VHDL-AMS Modeling and Compilation for Parallel Mixed-Mode Simulation

In this paper a survey of recommended VHDLAMS modeling practices for effective parallel simulation is given. Also, a need for extension of VHDL-AMS standard is considered in order to enable the designer to influence parallel simulation performance during the model development. Mixed-mode circuit partitioning algorithms that should be applied during the model compilation are presented.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

سال: 2005

ISSN: 0278-0070

DOI: 10.1109/tcad.2004.841071